]> git.pld-linux.org Git - packages/valgrind.git/blame - valgrind-native-cpuid.patch
upstream fix for assertion failure on loading debuginfo produced by mold; rel 3
[packages/valgrind.git] / valgrind-native-cpuid.patch
CommitLineData
e5bb550c
PS
1diff -uNr valgrind-3.6.0.orig/coregrind/m_main.c valgrind-3.6.0/coregrind/m_main.c
2--- valgrind-3.6.0.orig/coregrind/m_main.c 2010-10-20 22:19:45.000000000 +0200
3+++ valgrind-3.6.0/coregrind/m_main.c 2011-01-17 20:38:26.676472616 +0100
4@@ -519,6 +519,8 @@
157676c9
JP
5 VG_(clo_vex_control).guest_max_insns, 1, 100) {}
6 else if VG_BOOL_CLO(arg, "--vex-guest-chase",
7 VG_(clo_vex_control).guest_chase) {}
e5bb550c
PS
8+ else if VG_BOOL_CLO(arg, "--vex-native-cpuid",
9+ VG_(clo_vex_control).iropt_native_cpuid) {}
10
157676c9
JP
11 else if VG_INT_CLO(arg, "--log-fd", pos->tmp_log_fd) {
12 pos->log_to = VgLogTo_Fd;
4dd60bb4
JB
13--- valgrind-3.11.0/VEX/priv/guest_amd64_defs.h.orig 2015-11-15 19:07:11.062949101 +0100
14+++ valgrind-3.11.0/VEX/priv/guest_amd64_defs.h 2015-11-15 19:09:09.992944110 +0100
6d4c7c59 15@@ -170,6 +170,7 @@ extern void amd64g_dirtyhelper_CPUID_ss
157676c9
JP
16 extern void amd64g_dirtyhelper_CPUID_avx2 ( VexGuestAMD64State* st,
17 ULong hasF16C, ULong hasRDRAND,
18 ULong hasRDSEED );
e5bb550c
PS
19+extern void amd64g_dirtyhelper_CPUID_native ( VexGuestAMD64State* st );
20
e5bb550c 21
157676c9 22 extern void amd64g_dirtyhelper_FINIT ( VexGuestAMD64State* );
e5bb550c
PS
23diff -uNr valgrind-3.6.0.orig/VEX/priv/guest_amd64_helpers.c valgrind-3.6.0/VEX/priv/guest_amd64_helpers.c
24--- valgrind-3.6.0.orig/VEX/priv/guest_amd64_helpers.c 2010-10-20 22:19:51.000000000 +0200
25+++ valgrind-3.6.0/VEX/priv/guest_amd64_helpers.c 2011-01-17 20:36:00.884903903 +0100
26@@ -2170,6 +2170,20 @@
27 }
28
29
30+void amd64g_dirtyhelper_CPUID_native ( VexGuestAMD64State* st )
31+{
32+# if defined(__x86_64__)
33+ __asm__ __volatile__ ("cpuid" : "=a" (st->guest_RAX),
34+ "=b" (st->guest_RBX),
35+ "=c" (st->guest_RCX),
36+ "=d" (st->guest_RDX)
37+ : "0" (st->guest_RAX), "2" (st->guest_RCX));
38+# else
39+/* do nothing */
40+# endif
41+}
42+
43+
157676c9
JP
44 /*---------------------------------------------------------------*/
45 /*--- Misc integer helpers, including rotates and crypto. ---*/
46 /*---------------------------------------------------------------*/
4dd60bb4
JB
47--- valgrind-3.11.0/VEX/priv/guest_amd64_toIR.c.orig 2015-11-15 19:07:11.129615765 +0100
48+++ valgrind-3.11.0/VEX/priv/guest_amd64_toIR.c 2015-11-15 19:13:47.379599136 +0100
49@@ -21920,6 +21920,10 @@
50
5beaf085 51 if (haveF2orF3(pfx)) goto decode_failure;
4dd60bb4 52
5beaf085
KK
53+ if (vex_control.iropt_native_cpuid) {
54+ fName = "amd64g_dirtyhelper_CPUID_native";
55+ fAddr = &amd64g_dirtyhelper_CPUID_native;
ef1230c9
AM
56+ } else
57 /* This isn't entirely correct, CPUID should depend on the VEX
58 capabilities, not on the underlying CPU. See bug #324882. */
157676c9 59 if ((archinfo->hwcaps & VEX_HWCAPS_AMD64_SSSE3) &&
644f5b95
AM
60--- valgrind-3.14.0/VEX/pub/libvex.h~ 2018-10-12 20:12:49.000000000 +0200
61+++ valgrind-3.14.0/VEX/pub/libvex.h 2018-10-12 20:13:55.990940300 +0200
62@@ -519,6 +519,8 @@ typedef
63 - '3': current, faster implementation; perhaps producing slightly worse
64 spilling decisions. */
65 UInt regalloc_version;
e5bb550c
PS
66+ /* For x86 and amd64 allow the use of native cpuid inst */
67+ Int iropt_native_cpuid;
68 }
69 VexControl;
70
644f5b95 71
This page took 0.134292 seconds and 4 git commands to generate.